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Using a flip chip configuration to interconnect a die with its substrate gives the device a smaller 
footprint (very desirable in multi-chip modules) and avoids the register and planarity problems 
one would face with lead bonding, such as TAB interconnects. The drawback is that flip chips 
have very small and very cr#ical internal bonds which must be inspected to ensure the reliability 
of the device. Visual inspection methods, which are the most widely used methods for the 
inspection of interconnect quality, are not adequate for the evaluation of flip chip attach. 
The solder joints are located below the die and the bonds are often located throughout the 
face of the chip, not just at the perimeter of the die. This renders them uninspectable 
by visual techniques. 
T 
he bonds of the solder bump 
to both the die and the sub- 
strate interface can be imaged 
and inspected with C-mode scanning 
acoustic microscopy (C-SAM). In 
research conducted at Sonoscan [Ben° 
senville, IL, USA], bonding at both of 
these levels, the integrity of the solder 
bump itself, and any accompanying 
epoxy underfill were imaged. 
The C-SAM is a reflection-mode 
acoustic microscope. The instru- 
ment's ultrasonic scan head, scanning 
a rectangular area of the sample, 
alternately beams ultrasound into 
the sample and receives the returned 
(or reflected) echoes. The speed of 
very high frequency ul t rasound 
through typical semiconductor mate- 
rials - ranging from 3000 m/sec to 
9000 m/sec - means that the round 
trip elapsed time is very short. The 
ultrasound is reflected from various 
internal material interfaces in the 
interior of the sample. A perfectly 
homogeneous sample - a flawless 
monolithic ceramic, for example - 
would return echoes only from the 
top and bottom surfaces because it 
has no internal interfaces. 
Flip chips, however, have at least 
two internal interfaces, the top and 
bottom surfaces of the solder bumps. 
Because of the very small size of the 
bumps, high acoustic frequencies of 
Figure 1. Imaged acoustically from bottom side through its sificon substrate, this device shows both 
missing and undersized solder bumps. The latter may pass electrical tests only to fail later. Note 
missing bonds" (top) and variation in size of  solder bonds. Minute bond~ (top middle) may be 
electrically satisJactorv now, but can be mechanically weak which means a shortened working limb 
./br the device. Note, no underfill is present in this sample. 
100 or 150 MHz are typically used to 
achieve high resolution. Flip chips can 
be imaged from either the top or 
bottom surface, depending largely on 
the substrate. When imaged from the 
top, the ultrasound must travel 
through the die before being reflected; 
the die is generally very transmissive 
and presents no barrier. Imaging from 
the bottom through the substrate is 
successful if the substrate itself does 
not have too many interfaces, and in 
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particular if there are no interfaces 
with delaminations. 
Return echoes from various internal 
levels within the flip chip arrive back 
at the scan head at slightly different 
times. These return echoes can be 
gated electronically in such a way that 
only those return echoes from a 
desired interface are used to produce 
an image: return echoes from above 
and below the desired interface are 
ignored and not imaged. Both the Z 
location and the depth of field of the 
gating can be selected, with the result 
that the ultrasound can be gated, for 
example, on the bump-chip interface, 
on the bump-substrate interface, or in 
the interior of the bump itself. Wider 
gating can be used to gate on both 
interfaces imultaneously: this techni- 
que may slightly degrade the image 
reflected from the more remote inter- 
face, but is useful in rapid screening of 
devices. In addition to gating, the 
focus of the ultrasound is optimized 
for the internal level which has 
been gated. 
Figure 2. Misalignment chip to suhstrate, imaged through substrate o/this chip caused some humps to 
hrid~k,e, which would cause shorts. In addition, s'ome bumps are m;ss'in.~. : No uHder/~ll). 
kTgure 3. Flip chip with under/HI, hnaged.from top side through the die. this device shows that all solder 
humps are intact, hut that voids' (e.g. top I~/~ corner etc in red) and irreflular distribution q/ /i'ller 
particles exist in the umh,rfill. 
tic impedance of a material is defined 
as the density times the longitudinal 
velocity.) Dissimilar materials will 
show higher amplitude reflections at 
the boundary than materials with 
similar material properties. Polarity, 
registered by the Acoustic Impedance 
Polarity Detector (AIPD), is the shift 
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The resulting acoustic image is 
made from two types of data: the 
amplitude of the returned echo: and 
the phase (polarity) of the returned 
echo. Both these attributes of the echo 
are governed by the acoustic impe- 
dance mismatch between the two 
materials at an interface. (The acous- 
upward or downward in acoustic 
impedance as lhe ultrasound crosses 
an interface. If the acoustic impe- 
dance increases, the polarity is posi- 
tive; if the acoust ic impedance 
decreases, the polarity is negative. 
Both amplitude and polarity data 
can  be made v i s ib le  in the 
displayed CRT image by various 
pseudocolour maps. 
Imaging is not restricted to inter- 
faces, however. It may be desirable to 
image the bulk of a material - i.e., 
the material between (but not includ- 
ing) two consecutive interfaces. In the 
present application, the material of 
greatest interest for bulk scanning is 
the solder bump itself. Interface scan- 
ning reveals the bonding of the solder 
bump to the die and to the substrate; 
bulk scanning reveals the internal 
characteristics of the solder bump. 
Just as the monolithic eramic sample 
mentioned above would display no 
internal features if it were flawless, so 
the bulk scan of a defect-free solder 
bump will be without internal fea- 
tures. But a solder bump which 
contains a defect such as a void will 
display the image of the void. 
Figure 1 is the acoustic image of a 
flip chip on a silicon substrate. 
Acoustic access to flip chips can be 
either from top or bottom; in this 
instance imaging was from the bot- 
tom through the substrate. Gating 
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was on the interface between the 
substrate and the solder bumps. 
In this acoustic image, several 
solder bumps appear to be missing; 
but since gating is on the interface, the 
image actually shows only that the 
bond is missing. A few bonds are 
present, but appear very small acous- 
tically. Small size indicates a small 
area of bonding to the silicon sub- 
strate. These bumps present a parti- 
cular reliability problem because, 
while they may pass initial electrical 
tests, they are the bumps most likely 
to fail in use. 
Figure 2 is the acoustic image of a 
different device, also imaged through 
the silicon substrate and gated at the 
substrate-bump interface. The skewed 
arrangement of the bumps results 
from misalignment of the bumps and 
the chip. 
The misalignment is the likely cause 
of two further defects: some bonds are 
missing, and in two locations bumps 
have bridged with each other, a 
condition which causes connections 
to short out. 
An epoxy underfill is sometimes 
used in flip chips to help secure the 
die to the substrate and alleviate the 
stress on the bumps. Figure 3 is the 
acoustic image of a device with epoxy 
underfill, imaged in this instance from 
the top side of the device through the 
die. The solder bumps running 
around the periphery of the chip are 
all present acoustically and all of 
equal size, indicating the absence 
of bump interface defects. There 
are de fects ,  however ,  in the 
epoxy underfill. 
Acoustic imaging of epoxy underfill 
in flip chips is much like the acoustic 
imaging of the epoxy packages which 
enclose integrated circuits: the main 
concerns are cracks, voids, and the 
distribution of filler particles within 
the epoxy. Both voids and uneven 
filler particle distribution can become 
the sites of thermal degradation, 
leading to cracks and the breaking 
of internal connections. In this image 
the underfill shows three voids, as 
well as much higher concentrations of
filler particles in several regions. 
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